Computer Architecture
Computer Architecture Index
- Instruction Cycle
- Indirect Address
- Other Alphanumeric Codes
- Determine the Type of Instruction
- Bus and Memory Transfers
- Register-Reference Instructions
- Hardware Implementation
- Timing and Control
- Hardware Implementation - selective set
- Memory Transfer
- Binary lncrementer
- Instruction Set Completeness
- ALPHANUMERIC REPRESENTATION
- Arithmetic Logic Shift Unit
- NUMBER SYSTEM
- ISZ: Increment and Skip if Zero & Control Flowchart
- STA: Store AC & BUN: Branch Unconditionally
- Memory-Reference Instructions - STA, LDA and BSA
- CONVERSION - INTRODUCTION
- Computer Instructions
- Bus and Memory Transfers -2
- Common Bus System-memory address
- Complete Computer Description
- Shift Micro-operations - logical, circular, arithmetic shifts
- Fixed-Point Representation
- Decimal Fixed-Point Representation
- Register Transfer Language
- AND to AC
- Floating-point representation
- Computer Registers
- Binary Adder
- operation code
- ADD to AC
- OCTAL AND HEXADECIMAL NUMBER CONVERSION -2
- Error Detection Codes
- Input - output Register
- DATA TYPES
- Integer Representation
- Program Counter
- Common Bus System
- Register Transfer
- Control Logic Gates
- Subtraction of Unsigned Numbers
- Control of Common Bus
- Logic Microoperations
- Subtraction of Unsigned Numbers-2
- LDA: Load to AC
- Instruction Codes
- BSA: Branch and Save Return Address -subroutine call
- Overflow
- OCTAL AND HEXADECIMAL NUMBER CONVERSION
- Introduction to Decimal Representation
- FLOW CONTROL
- Other Decimal Codes
- Register Transfer -2
- Fetch and Decode
- Input-Output and Interrupt
- Complements
- Design of Basic Computer
- Binary Adder-Subtractor
- Control of Registers and Memory
- Floating-Point Representation
- Arithmetic Addition
- Three-State Bus Buffers
- List of Logic Microoperations
- Stored Program Organization
- Some Applications Hardware Implemntation
- ARITHMETIC SUBTRACTION
- Other Binary Code
- Complements -2
- Register Transfer Language -2
- Control of Single Flip-flops
- Instruction Codes
- Error Detection Codes-2
- Timing and Control -2
- Memory-Reference Instructions
Advertisements